Skip to content

updated README.md #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
NidhiBhanushali3701 wants to merge 1 commit into
base: master
Choose a base branch
from
Open

updated README.md #1

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,7 @@
This is an 8-bit RISC type Processor.
Completes each operation in 5 clock cycles.
It contains 4 temporary registers (register file).
The memory size is 256 x 8 bit. Instructions and memory data goes by same address.
The memory size is 65,536 x 8 bit. Instructions and memory data goes by same address.

## WORKING THEORY

Expand Down