M.Tech VLSI @ Indian Institute of Technology Mandi ,
Heterogenous SoC , Computer Architecture , RTL Design , ASIC Design Flow , FPGA Prototyping , STA
Popular repositories Loading
-
-
-
simtix
simtix PublicGPU-inspired SIMT accelerator attached to a 5-stage RISC-V processor (SystemVerilog, Verilator)
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.