if i modify the syntax analysis of the code, could i reverse generate verilog code by syntax analysis?

[jiahanwen95]

after i got syntax analysis from pyverilog. The code generator is more like " writing verilog code by using python" for me.