18
18
* IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
19
19
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
20
20
*/
21
-
21
+ #include "core_irq.h"
22
22
#include "user.h"
23
23
typedef struct
24
24
{
25
- const DMA_TypeDef * RegBase ;
25
+ DMA_TypeDef * RegBase ;
26
26
const uint32_t Index ;
27
27
CBFuncEx_t CB ;
28
28
void * pData ;
@@ -65,17 +65,17 @@ typedef struct
65
65
66
66
/************ operation definition for DMA DMA_CFG_L REGISTER ************/
67
67
#define DMA_CFG_HS_SEL_SRC_Pos (11)
68
- #define DMA_CFG_HS_SEL_SRC_Mask (0x01U<<DMA_CFG_HS_SEL_SRC_Pos)// 0 HARD 1 SOFT
68
+ #define DMA_CFG_HS_SEL_SRC_Mask (0x01U<<DMA_CFG_HS_SEL_SRC_Pos)/* 0 HARD 1 SOFT*/
69
69
70
70
#define DMA_CFG_HS_SEL_DST_Pos (10)
71
71
#define DMA_CFG_HS_SEL_DST_Mask (0x01U<<DMA_CFG_HS_SEL_DST_Pos)
72
72
73
73
/************ operation definition for DMA DMA_CFG_H REGISTER ************/
74
74
#define DMA_CFG_DEST_PER_Pos (11)
75
- #define DMA_CFG_DEST_PER_Mask (0x07U<<DMA_CFG_DEST_PER_Pos)// need write current channel num
75
+ #define DMA_CFG_DEST_PER_Mask (0x07U<<DMA_CFG_DEST_PER_Pos)/* need write current channel num*/
76
76
77
77
#define DMA_CFG_SRC_PER_Pos (7)
78
- #define DMA_CFG_SRC_PER_Mask (0x07U<<DMA_CFG_SRC_PER_Pos)// need write current channel num
78
+ #define DMA_CFG_SRC_PER_Mask (0x07U<<DMA_CFG_SRC_PER_Pos)/* need write current channel num*/
79
79
80
80
/************ operation definition for DMA DMA_LLP_L REGISTER ************/
81
81
#define DMAC_LLP_NEXT_LLI_MSK (0x3)
@@ -212,7 +212,7 @@ int DMA_ConfigStream(uint8_t Stream, void *Config)
212
212
(DMA_InitStruct -> DMA_PeripheralDataSize << DMA_CTL_DST_TR_WIDTH_Pos );
213
213
214
214
hwDMAChannal [Stream ].TxDir = 1 ;
215
- // hwDMA->CFG_L = (1 << 18);
215
+ /* hwDMA->CFG_L = (1 << 18); */
216
216
hwDMA -> CFG_L = 0 ;
217
217
break ;
218
218
default :
@@ -333,7 +333,7 @@ uint32_t DMA_GetDataLength(uint8_t Stream, uint32_t FirstAddress)
333
333
static void DMA_IrqHandle (int32_t IrqLine , void * pData )
334
334
{
335
335
uint32_t i ;
336
- // DBG("%x", DMA->StatusTfr_L);
336
+ /* DBG("%x", DMA->StatusTfr_L); */
337
337
if (DMA -> StatusInt_L & (1 << 0 ))
338
338
{
339
339
for (i = 0 ; i < DMA_STREAM_QTY ; i ++ )
@@ -352,7 +352,7 @@ static void DMA_IrqHandle(int32_t IrqLine, void *pData)
352
352
if (DMA -> StatusErr_L & (1 << i ))
353
353
{
354
354
DMA -> ClearErr_L = (1 << i );
355
- hwDMAChannal [i ].CB (hwDMAChannal [i ].pData , 0xffffffff );
355
+ hwDMAChannal [i ].CB (hwDMAChannal [i ].pData , ( void * ) 0xffffffff );
356
356
}
357
357
}
358
358
}
0 commit comments