@@ -292,7 +292,7 @@ begin
292
292
293
293
-- From BusBuffer to AXI master port
294
294
int_m_axi_awvalid <= buf_slv_wreq_valid;
295
- buf_slv_wreq_ready <= m_axi_awready ;
295
+ buf_slv_wreq_ready <= int_m_axi_awready ;
296
296
int_m_axi_awaddr <= buf_slv_wreq_addr;
297
297
-- Convert to AXI spec:
298
298
int_m_axi_awlen <= slv(resize (u(buf_slv_wreq_len) - 1 , MASTER_LEN_WIDTH));
@@ -422,32 +422,32 @@ begin
422
422
port map (
423
423
clk => clk,
424
424
reset => reset,
425
- mst_wreq_valid => buf_mst_wreq_valid,
426
- mst_wreq_ready => buf_mst_wreq_ready,
427
- mst_wreq_addr => buf_mst_wreq_addr,
428
- mst_wreq_len => buf_mst_wreq_len,
429
- mst_wreq_last => buf_mst_wreq_last,
430
- mst_wdat_valid => buf_mst_wdat_valid,
431
- mst_wdat_ready => buf_mst_wdat_ready,
432
- mst_wdat_data => buf_mst_wdat_data,
433
- mst_wdat_strobe => buf_mst_wdat_strobe,
434
- mst_wdat_last => buf_mst_wdat_last,
435
- mst_wrep_valid => buf_mst_wrep_valid,
436
- mst_wrep_ready => buf_mst_wrep_ready,
437
- mst_wrep_ok => buf_mst_wrep_ok,
438
- slv_wreq_valid => buf_slv_wreq_valid,
439
- slv_wreq_ready => buf_slv_wreq_ready,
440
- slv_wreq_addr => buf_slv_wreq_addr,
441
- slv_wreq_len => buf_slv_wreq_len,
442
- slv_wreq_last => buf_slv_wreq_last,
443
- slv_wdat_valid => buf_slv_wdat_valid,
444
- slv_wdat_ready => buf_slv_wdat_ready,
445
- slv_wdat_data => buf_slv_wdat_data,
446
- slv_wdat_strobe => buf_slv_wdat_strobe,
447
- slv_wdat_last => buf_slv_wdat_last,
448
- slv_wrep_valid => buf_slv_wrep_valid,
449
- slv_wrep_ready => buf_slv_wrep_ready,
450
- slv_wrep_ok => buf_slv_wrep_ok
425
+ slv_wreq_valid => buf_mst_wreq_valid,
426
+ slv_wreq_ready => buf_mst_wreq_ready,
427
+ slv_wreq_addr => buf_mst_wreq_addr,
428
+ slv_wreq_len => buf_mst_wreq_len,
429
+ slv_wreq_last => buf_mst_wreq_last,
430
+ slv_wdat_valid => buf_mst_wdat_valid,
431
+ slv_wdat_ready => buf_mst_wdat_ready,
432
+ slv_wdat_data => buf_mst_wdat_data,
433
+ slv_wdat_strobe => buf_mst_wdat_strobe,
434
+ slv_wdat_last => buf_mst_wdat_last,
435
+ slv_wrep_valid => buf_mst_wrep_valid,
436
+ slv_wrep_ready => buf_mst_wrep_ready,
437
+ slv_wrep_ok => buf_mst_wrep_ok,
438
+ mst_wreq_valid => buf_slv_wreq_valid,
439
+ mst_wreq_ready => buf_slv_wreq_ready,
440
+ mst_wreq_addr => buf_slv_wreq_addr,
441
+ mst_wreq_len => buf_slv_wreq_len,
442
+ mst_wreq_last => buf_slv_wreq_last,
443
+ mst_wdat_valid => buf_slv_wdat_valid,
444
+ mst_wdat_ready => buf_slv_wdat_ready,
445
+ mst_wdat_data => buf_slv_wdat_data,
446
+ mst_wdat_strobe => buf_slv_wdat_strobe,
447
+ mst_wdat_last => buf_slv_wdat_last,
448
+ mst_wrep_valid => buf_slv_wrep_valid,
449
+ mst_wrep_ready => buf_slv_wrep_ready,
450
+ mst_wrep_ok => buf_slv_wrep_ok
451
451
);
452
452
end generate ;
453
453
0 commit comments