Skip to content

Commit 6cd3e1c

Browse files
kivikakkjfng
authored andcommitted
tests: wishbone_sram: don't assert dat_r values on write cycles.
1 parent d1d8e29 commit 6cd3e1c

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

Diff for: tests/test_wishbone_sram.py

-2
Original file line numberDiff line numberDiff line change
@@ -91,7 +91,6 @@ async def testbench(ctx):
9191
ctx.set(dut.wb_bus.dat_w, (i << 24) | 0x00ffff00)
9292
await ctx.tick()
9393
self.assertEqual(ctx.get(dut.wb_bus.ack), 1)
94-
self.assertEqual(ctx.get(dut.wb_bus.dat_r), i)
9594
await ctx.tick()
9695
self.assertEqual(ctx.get(dut.wb_bus.ack), 0)
9796
ctx.set(dut.wb_bus.cyc, 0)
@@ -115,7 +114,6 @@ async def testbench(ctx):
115114
ctx.set(dut.wb_bus.dat_w, i | 0x00ffff00)
116115
await ctx.tick()
117116
self.assertEqual(ctx.get(dut.wb_bus.ack), 1)
118-
self.assertEqual(ctx.get(dut.wb_bus.dat_r), i << 24)
119117
await ctx.tick()
120118
self.assertEqual(ctx.get(dut.wb_bus.ack), 0)
121119

0 commit comments

Comments
 (0)