Chicken bits to enable and disable High Performance features to support DM

For high performance features T1 has, we should have CSR to disable it for debug support.

Under debug status, T1 only has one vector instructions, for each execution, the following vector should suffer from the start time + execution time + dead time.

If we encountered specific bugs, e.g. chaining, memory interleaving, the silicon still has work around...