-
Notifications
You must be signed in to change notification settings - Fork 16
/
Copy pathdma.h
129 lines (101 loc) · 2.93 KB
/
dma.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (C) 2012 by Marc Kleine-Budde <[email protected]>
*/
#ifndef __DMA_H
#define __DMA_H
#include <malloc.h>
#include <xfuncs.h>
#include <linux/align.h>
#include <dma-dir.h>
#include <asm/dma.h>
#include <asm/io.h>
#include <device.h>
#define DMA_ADDRESS_BROKEN NULL
#ifndef DMA_ALIGNMENT
#define DMA_ALIGNMENT 32
#endif
#ifdef CONFIG_HAS_DMA
void *dma_alloc(size_t size);
void *dma_zalloc(size_t size);
#else
static inline void *dma_alloc(size_t size)
{
return malloc(size);
}
static inline void *dma_zalloc(size_t size)
{
return calloc(size, 1);
}
#endif
static inline void dma_free(void *mem)
{
free(mem);
}
#define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1))
#define DMA_MASK_NONE 0x0ULL
static inline void dma_set_mask(struct device *dev, u64 dma_mask)
{
dev->dma_mask = dma_mask;
}
#define DMA_ERROR_CODE (~(dma_addr_t)0)
static inline int dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
{
return dma_addr == DMA_ERROR_CODE ||
(dev->dma_mask && dma_addr > dev->dma_mask);
}
static inline dma_addr_t cpu_to_dma(struct device *dev, void *cpu_addr)
{
if (dev && dev->dma_offset)
return (unsigned long)cpu_addr - dev->dma_offset;
return virt_to_phys(cpu_addr);
}
static inline void *dma_to_cpu(struct device *dev, dma_addr_t addr)
{
if (dev && dev->dma_offset)
return (void *)(addr + dev->dma_offset);
return phys_to_virt(addr);
}
#ifndef arch_sync_dma_for_cpu
void arch_sync_dma_for_cpu(void *vaddr, size_t size,
enum dma_data_direction dir);
#endif
#ifndef arch_sync_dma_for_device
void arch_sync_dma_for_device(void *vaddr, size_t size,
enum dma_data_direction dir);
#endif
#ifndef __PBL__
void dma_sync_single_for_cpu(struct device *dev, dma_addr_t address,
size_t size, enum dma_data_direction dir);
void dma_sync_single_for_device(struct device *dev, dma_addr_t address,
size_t size, enum dma_data_direction dir);
#else
/*
* assumes buffers are in coherent/uncached memory, e.g. because
* MMU is only enabled in barebox_arm_entry which hasn't run yet.
*/
static inline void dma_sync_single_for_cpu(struct device *dev, dma_addr_t address,
size_t size, enum dma_data_direction dir)
{
barrier_data(address);
}
static inline void dma_sync_single_for_device(struct device *dev, dma_addr_t address,
size_t size, enum dma_data_direction dir)
{
barrier_data(address);
}
#endif
dma_addr_t dma_map_single(struct device *dev, void *ptr,
size_t size, enum dma_data_direction dir);
void dma_unmap_single(struct device *dev, dma_addr_t dma_addr,
size_t size, enum dma_data_direction dir);
#ifndef dma_alloc_coherent
void *dma_alloc_coherent(size_t size, dma_addr_t *dma_handle);
#endif
#ifndef dma_free_coherent
void dma_free_coherent(void *mem, dma_addr_t dma_handle, size_t size);
#endif
#ifndef dma_alloc_writecombine
void *dma_alloc_writecombine(size_t size, dma_addr_t *dma_handle);
#endif
#endif /* __DMA_H */