Skip to content

Commit 51d4176

Browse files
committed
a5xx: Define MIN_LAYERSZ and TILE_ALL like on a6xx.
TILE_ALL I looked at blits done to 2D RGB9_E5 (no UBWC) vs RGBA8 (UBWC) on pixel 2, which had the same TILE_ALL flag set and tiling on the blits as we have seen on a6xx. MIN_LAYERSZ I haven't verified too closely, but setting it the same way as on a6xx fixes one of the tests we're doing in the CTS.
1 parent 894c5bb commit 51d4176

File tree

1 file changed

+7
-0
lines changed

1 file changed

+7
-0
lines changed

rnndb/adreno/a5xx.xml

+7
Original file line numberDiff line numberDiff line change
@@ -2911,6 +2911,13 @@ different border-color states per texture.. Looks something like:
29112911
</reg32>
29122912
<reg32 offset="3" name="3">
29132913
<bitfield name="ARRAY_PITCH" low="0" high="13" shr="12" type="uint"/>
2914+
<bitfield name="MIN_LAYERSZ" low="23" high="26" shr="12"/>
2915+
<!--
2916+
by default levels with w < 16 are linear
2917+
TILE_ALL makes all levels have tiling
2918+
seems required when using UBWC, since all levels have UBWC (can possibly be disabled?)
2919+
-->
2920+
<bitfield name="TILE_ALL" pos="27" type="boolean"/>
29142921
<bitfield name="FLAG" pos="28" type="boolean"/>
29152922
</reg32>
29162923
<reg32 offset="4" name="4">

0 commit comments

Comments
 (0)