litex-hub
diff --git a/‎litex/__init__.py
Lines changed: 0 additions & 2 deletions b/‎litex/__init__.py
Lines changed: 0 additions & 2 deletions
diff --git a/‎litex/data/__init__.py
Lines changed: 0 additions & 2 deletions b/‎litex/data/__init__.py
Lines changed: 0 additions & 2 deletions
diff --git a/‎litex/data/cpu/__init__.py
Lines changed: 0 additions & 2 deletions b/‎litex/data/cpu/__init__.py
Lines changed: 0 additions & 2 deletions
diff --git a/‎litex/data/cpu/mor1kx/__init__.py
Lines changed: 0 additions & 46 deletions b/‎litex/data/cpu/mor1kx/__init__.py
Lines changed: 0 additions & 46 deletions
diff --git a/‎litex/data/cpu/mor1kx/verilog/.gitignore
Lines changed: 0 additions & 1 deletion b/‎litex/data/cpu/mor1kx/verilog/.gitignore
Lines changed: 0 additions & 1 deletion
diff --git a/‎litex/data/cpu/mor1kx/verilog/.travis.yml
Lines changed: 0 additions & 42 deletions b/‎litex/data/cpu/mor1kx/verilog/.travis.yml
Lines changed: 0 additions & 42 deletions
diff --git a/‎litex/data/cpu/mor1kx/verilog/.travis/run-or1k-tests.sh
Lines changed: 0 additions & 24 deletions b/‎litex/data/cpu/mor1kx/verilog/.travis/run-or1k-tests.sh
Lines changed: 0 additions & 24 deletions
diff --git a/‎litex/data/cpu/mor1kx/verilog/.travis/run-verilator.sh
Lines changed: 0 additions & 5 deletions b/‎litex/data/cpu/mor1kx/verilog/.travis/run-verilator.sh
Lines changed: 0 additions & 5 deletions
diff --git a/‎litex/data/cpu/mor1kx/verilog/.travis/test.sh
Lines changed: 0 additions & 19 deletions b/‎litex/data/cpu/mor1kx/verilog/.travis/test.sh
Lines changed: 0 additions & 19 deletions
diff --git a/‎litex/data/cpu/mor1kx/verilog/Jenkinsfile
Lines changed: 0 additions & 83 deletions b/‎litex/data/cpu/mor1kx/verilog/Jenkinsfile
Lines changed: 0 additions & 83 deletions