Skip to content

Commit db3cd95

Browse files
mithromithro
committed
Add 'pythondata_cpu_mor1kx/verilog/' from commit '06e2e46afbad62572c31bde88e8f2424e23ecda2'
git-subtree-dir: pythondata_cpu_mor1kx/verilog git-subtree-mainline: 3556c91 git-subtree-split: 06e2e46
2 parents 3556c91 + 06e2e46 commit db3cd95

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

65 files changed

+24989
-0
lines changed

‎pythondata_cpu_mor1kx/verilog/.gitignore

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
*.log

‎pythondata_cpu_mor1kx/verilog/.travis.yml

+42
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
language: c
2+
cache: ccache
3+
sudo: true
4+
dist: trusty
5+
6+
services:
7+
- docker
8+
9+
before_install:
10+
- docker pull librecores/librecores-ci-openrisc
11+
- docker images
12+
13+
script:
14+
- docker run --rm -v $(pwd):/src -e "JOB=$JOB" -e "SIM=$SIM" -e "PIPELINE=$PIPELINE" -e "EXPECTED_FAILURES=$EXPECTED_FAILURES" -e "EXTRA_CORE_ARGS=$EXTRA_CORE_ARGS" librecores/librecores-ci-openrisc /src/.travis/test.sh
15+
16+
matrix:
17+
fast_finish: true
18+
19+
jobs:
20+
allow_failures:
21+
- env: JOB=or1k-tests SIM=icarus PIPELINE=ESPRESSO
22+
include:
23+
- stage: verilator
24+
env: JOB=verilator
25+
- stage: testing
26+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy"
27+
- stage: testing
28+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy" EXTRA_CORE_ARGS="--feature_dmmu NONE"
29+
- stage: testing
30+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy or1k-dsxinsn" EXTRA_CORE_ARGS="--feature_immu NONE"
31+
- stage: testing
32+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy" EXTRA_CORE_ARGS="--feature_datacache NONE"
33+
- stage: testing
34+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy" EXTRA_CORE_ARGS="--feature_instructioncache NONE"
35+
- stage: testing
36+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy" EXTRA_CORE_ARGS="--feature_debugunit NONE"
37+
- stage: testing
38+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy or1k-cmov" EXTRA_CORE_ARGS="--feature_cmov NONE"
39+
- stage: testing
40+
env: JOB=or1k-tests SIM=icarus PIPELINE=CAPPUCCINO EXPECTED_FAILURES="or1k-cy or1k-ext" EXTRA_CORE_ARGS="--feature_ext NONE"
41+
- stage: testing
42+
env: JOB=or1k-tests SIM=icarus PIPELINE=ESPRESSO

‎pythondata_cpu_mor1kx/verilog/.travis/run-or1k-tests.sh

+24
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
#!/bin/sh
2+
3+
set -x
4+
5+
PATH="$HOME/tools/or1k-elf/bin:${PATH}"
6+
PATH="$HOME/tools/bin:${PATH}"
7+
export PATH
8+
9+
# allow overriding root dir if we aren't running in travis
10+
if [ -z $OR1K_TESTS_ROOT ] ; then
11+
OR1K_TESTS_ROOT=$HOME/src/tools/or1k-tests
12+
fi
13+
14+
cd $OR1K_TESTS_ROOT/native
15+
export CORE_ARGS="--pipeline=$PIPELINE $EXTRA_CORE_ARGS"
16+
export TARGET=mor1kx_tb
17+
export TARGET_ARGS="--tool=$SIM"
18+
./runtests.sh $@
19+
result=$?
20+
21+
if [ $result != 0 ] ; then
22+
cat runtests.log
23+
fi
24+
exit $result

‎pythondata_cpu_mor1kx/verilog/.travis/run-verilator.sh

+5
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
#!/bin/sh
2+
3+
export PATH=$HOME/tools/bin:$PATH
4+
5+
verilator --lint-only rtl/verilog/*.v +incdir+rtl/verilog

‎pythondata_cpu_mor1kx/verilog/.travis/test.sh

+19
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
#!/bin/bash
2+
3+
export HOME=/tmp
4+
5+
# Setup fusesoc and add the cores required by or1k-tests
6+
fusesoc init -y
7+
fusesoc library add mor1kx-generic https://github.com/stffrdhrn/mor1kx-generic.git
8+
fusesoc library add intgen https://github.com/stffrdhrn/intgen.git
9+
fusesoc library add mor1kx /src
10+
11+
cd $HOME/src/tools
12+
13+
cd /src
14+
15+
echo "Running Job $JOB $SIM $PIPELINE"
16+
echo "Expected failures: $EXPECTED_FAILURES"
17+
echo "Extra core args: $EXTRA_CORE_ARGS"
18+
19+
./.travis/run-${JOB}.sh

‎pythondata_cpu_mor1kx/verilog/Jenkinsfile

+83
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,83 @@
1+
openriscPipeline {
2+
3+
yosysReport {
4+
core 'mor1kx'
5+
target 'synth'
6+
logPath 'build/mor1kx_*/synth-icestorm/yosys.log'
7+
}
8+
9+
job('verilator') {
10+
job 'verilator'
11+
}
12+
13+
job('icarus-cappuccino') {
14+
job 'or1k-tests'
15+
sim 'icarus'
16+
pipeline 'CAPPUCCINO'
17+
expectedFailures 'or1k-cy'
18+
}
19+
20+
job('icarus-cappuccino-dmmu-none') {
21+
job 'or1k-tests'
22+
sim 'icarus'
23+
pipeline 'CAPPUCCINO'
24+
expectedFailures 'or1k-cy'
25+
extraCoreArgs '--feature_dmmu NONE'
26+
}
27+
28+
job('icarus-cappuccino-immu-none') {
29+
job 'or1k-tests'
30+
sim 'icarus'
31+
pipeline 'CAPPUCCINO'
32+
expectedFailures 'or1k-cy or1k-dsxinsn'
33+
extraCoreArgs '--feature_immu NONE'
34+
}
35+
36+
job('icarus-cappuccino-datacache-none') {
37+
job 'or1k-tests'
38+
sim 'icarus'
39+
pipeline 'CAPPUCCINO'
40+
expectedFailures 'or1k-cy'
41+
extraCoreArgs '--feature_datacache NONE'
42+
}
43+
44+
job('icarus-cappuccino-instructioncache-none') {
45+
job 'or1k-tests'
46+
sim 'icarus'
47+
pipeline 'CAPPUCCINO'
48+
expectedFailures 'or1k-cy'
49+
extraCoreArgs '--feature_instructioncache NONE'
50+
}
51+
52+
job('icarus-cappuccino-debugunit-none') {
53+
job 'or1k-tests'
54+
sim 'icarus'
55+
pipeline 'CAPPUCCINO'
56+
expectedFailures 'or1k-cy'
57+
extraCoreArgs '--feature_debugunit NONE'
58+
}
59+
60+
job('icarus-cappuccino-cmov-none') {
61+
job 'or1k-tests'
62+
sim 'icarus'
63+
pipeline 'CAPPUCCINO'
64+
expectedFailures 'or1k-cy or1k-cmov'
65+
extraCoreArgs '--feature_cmov NONE'
66+
}
67+
68+
job('icarus-cappuccino-ext-none') {
69+
job 'or1k-tests'
70+
sim 'icarus'
71+
pipeline 'CAPPUCCINO'
72+
expectedFailures 'or1k-cy or1k-ext'
73+
extraCoreArgs '--feature_ext NONE'
74+
}
75+
76+
// TODO: Fix failing Job
77+
//
78+
// job('icarus-espresso') {
79+
// job 'or1k-tests'
80+
// sim 'icarus'
81+
// pipeline 'ESPRESSO'
82+
// }
83+
}

0 commit comments

Comments
 (0)