Skip to content

Latest commit

 

History

History
85 lines (56 loc) · 1.58 KB

Possible Vivado Customisations.md

File metadata and controls

85 lines (56 loc) · 1.58 KB

Caution

Anything mentioned here can and will brick your card changing the wrong values. You have been warned. As long as you copy your Donor Board you are fine

If you believe something is wrong, open an issue

Some Possible Customisations in Vivado. You get the values from Arbor from your Donor Card. Not all Tabs have been added as these are the functions, that I have changed. I cannot find anything about Ext-Capabilities, Ext-Capabilities2, TL Settings, DL & PL Settings, Shared Logic, Core Interface Parameters, and Add Debug Options in Arbor and am not sure about these.

IDs:

  • Vendor ID
  • Device ID
  • Revision ID
  • Subsystem Vendor ID
  • Subsystem ID

Class Code:

  • Base Class Menu
  • Base Class Value
  • Sub Class Interface Menu
  • Sub Class Value
  • Cardbus CIS Pointer

Bars (0):

  • Type
  • Size Unit
  • Size Value
  • Prefetchable

Device Capabilities Register:

  • Max Payload Size
  • Extended Tag Field
  • Extended Tag Default
  • Phantom Functions
  • Acceptable L0s Latency
  • Acceptable L1 Latency

Link Status Register:

  • Slot Clock Configuration

Legacy Interrupt Settings:

  • Interrupt PIN

MSI Capabilities:

  • MSI Capability Structure
  • 64 bit Address Structure

MSIx Capabilities: -- will need to calculate table and PBA Offset

Power Management Registers:

  • Device Specific Initialization
  • D1 Support -D2 Support

PME SUPPORT:

  • D0
  • D1
  • D2
  • D3hot
  • D3cold
  • No Soft Reset

DSN Capability:

  • DSN Capability
  • Change DSN value within pcileech_pcie_cfg_a7.sv

Vendor Specific Capability:

  • VSEC Capability

Virtual Channel Capability:

  • VC Capability
  • Reject Snoop Transactions