Skip to content

Commit f72d161

Browse files
Update lowrisc_ibex to lowRISC/cheriot-ibex@515481d2
Update code from upstream repository https://github.com/lowrisc/cheriot-ibex.git to revision 515481d29a4b927548498bd314a704340adb1ca3 * Verilator width resolution (Marno van der Maas) * Nix formatting (Marno van der Maas) * Feed RV32M through ibexc_top_tracing/ibexc_top (Greg Chadwick) * Switch to no bitmanip by default (Greg Chadwick) * RV32B parameter now passed in ibexc_top (Marno van der Maas) * Add UNOPTFLAT waiver to ibex_id_stage (Adrian Lees) * Patched prim_arbiter.vlt file (Adrian Lees) * Patch to add UNOPTFLAT waiver to prim_arbiter_ppc (Adrian Lees) * [rtl] Fix ICache scramble key valid input (Greg Chadwick) * [rtl] Enable use of ICache with ibexc_top (Greg Chadwick) * [util] Update check_tool_requirements.py (Gary Guo) * Update lowrisc_ip to lowRISC/opentitan@f235838a9e (Marno van der Maas) * Added patch to remove alert prim from all group (Marno van der Maas) * [vendor] Patch updated based on OpenTitan/36a2d3c (Marno van der Maas) * [dv] Alter cov_merge.tcl patch so icache coverage collection works (Greg Chadwick) * Add patch for lowrisc_ip (Harry Callahan) * [vendor] Update patch file based on upstream OpenTitan (Marno van der Maas) * Feed CHERI errors out to top module (Marno van der Maas) * Remove prim alert from build (Marno van der Maas) * Fix tracing (Marno van der Maas) * Update two port RAM for Sonata (Marno van der Maas) * Patch reading memory files taken from upstream (Marno van der Maas) * Various Verilator lint patches (Marno van der Maas) * Use ibexc_top since that is used in SAFE (Marno van der Maas) * Add FPGA primitives (Marno van der Maas) * Bump jinja2 from 3.1.4 to 3.1.5 in /dv/formal (dependabot[bot]) * Bump mako from 1.1.6 to 1.2.2 in /dv/formal (dependabot[bot]) * Formal verification flow for CHERIoT Ibex (mndstrmr) * fixed typos in previous commit (cheri_regfile) (kliuMsft) * fixed issue lowrisc/cheriot-ibex#59 (kliuMsft) * added support for the new cap bounds encoding (implict T8) and the corresponding top-level parameter CheriCapIT8 (kliuMsft) * Minor fixes in ibex_tracer for rv32 mode (kliuMsft) * Add default parameters to fix build under Xcelium (Greg Chadwick) * Update GitHub upload-artifact action to v4 (Nathaniel Wesley Filardo) * minor sv style cleanup (kliuMsft) * changes to align with ISA 1.0 release (kliuMsft) * Base correction only needs one bit (Marno van der Maas) * fixed rvfi_rd_addr for c.srai64 and c.slli64 (kliuMsft) * fixed bit extension instr decoding (issue lowrisc/cheriot-ibex#47) (kliuMsft) * fixed decoder for illegal_reg_cheri/rv32e generation in the case of use_rs3 instructions (kliuMsft) * PVIO needs 3 bit indexes not 4 (Marno van der Maas) * cheri_ex_err_info flop signals weren't used (Marno van der Maas) * added another yml (Nazerke Turtayeva) * adding files (Nazerke Turtayeva) Signed-off-by: Marno van der Maas <[email protected]>
1 parent 46497b7 commit f72d161

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

69 files changed

+9308
-209
lines changed

vendor/lowrisc_ibex.lock.hjson

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,6 @@
99
upstream:
1010
{
1111
url: https://github.com/lowrisc/cheriot-ibex.git
12-
rev: adc4803d5d13cdf5a629b3f53fb4ce8d1ac38fe5
12+
rev: 515481d29a4b927548498bd314a704340adb1ca3
1313
}
1414
}

vendor/lowrisc_ibex/.github/workflows/pr_trigger.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -19,7 +19,7 @@ jobs:
1919
# so we just save the file needed to do the review
2020
# in a context with proper access rights
2121
- name: Upload event file as artifact
22-
uses: actions/upload-artifact@v2
22+
uses: actions/upload-artifact@v4
2323
with:
2424
name: event.json
2525
path: event.json

vendor/lowrisc_ibex/.gitmodules

Whitespace-only changes.

0 commit comments

Comments
 (0)