Skip to content

Commit c946015

Browse files
committed
[SRC] Remove a not-yet-merged option for cache controller.
1 parent d084c03 commit c946015

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

hardware/src/cachepool_tile.sv

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1108,7 +1108,7 @@ module cachepool_tile
11081108
.CacheLineWidth (L1LineWidth ),
11091109
.SetAssociativity (L1AssoPerCtrl ),
11101110
.BankFactor (L1BankFactor ),
1111-
.LogDebug (0 ),
1111+
// .LogDebug (0 ),
11121112
.RefillDataWidth (RefillDataWidth ),
11131113
// Type
11141114
.core_meta_t (tcdm_user_t ),
@@ -1481,7 +1481,7 @@ module cachepool_tile
14811481
.FILL_DW ( AxiDataWidth ),
14821482
.EARLY_LATCH ( 0 ),
14831483
.L0_EARLY_TAG_WIDTH ( snitch_pkg::PAGE_SHIFT - $clog2(ICacheLineWidth/8) ),
1484-
.ISO_CROSSING ( 1'b0 ),
1484+
.ISO_CROSSING ( 1'b1 ),
14851485
.axi_req_t ( axi_mst_tile_wide_req_t ),
14861486
.axi_rsp_t ( axi_mst_tile_wide_resp_t ),
14871487
.sram_cfg_data_t ( impl_in_t ),

0 commit comments

Comments
 (0)