Skip to content

Commit 6377a7c

Browse files
committed
Merge branch 'bug_fixes' of https://github.com/vortexgpgpu/vortex into bug_fixes
2 parents 35dca8b + 0093cd4 commit 6377a7c

File tree

2 files changed

+2
-3
lines changed

2 files changed

+2
-3
lines changed

hw/rtl/libs/VX_csa_42.sv

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -62,7 +62,7 @@ module VX_csa_42 #(
6262
wire [1:0] carry_temp;
6363

6464
assign sum = WIDTH_O'(sum_int);
65-
assign carry_temp = carry_int[N-1] + cin[N];
65+
assign carry_temp = {carry_int[N-1] & cin[N], carry_int[N-1] ^ cin[N]};
6666
assign carry = WIDTH_O'({carry_temp, carry_int[N-2:0], 1'b0});
6767
endmodule
6868

hw/rtl/tcu/drl/VX_tcu_drl_norm_round.sv

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -52,8 +52,7 @@ module VX_tcu_drl_norm_round #(
5252
wire guard_bit = shifted_acc_sig[ACC_WIDTH-2-23];
5353
wire round_bit = shifted_acc_sig[ACC_WIDTH-2-24];
5454
wire sticky_bit = |shifted_acc_sig[ACC_WIDTH-2-25:0];
55-
//wire round_up = guard_bit & (round_bit | sticky_bit | lsb); //TODO: standard RNE should've worked but doesnt?
56-
wire round_up = guard_bit | (round_bit | sticky_bit | lsb);
55+
wire round_up = guard_bit & (round_bit | sticky_bit | lsb);
5756
//Index [ACC_WIDTH-1] becomes the hidden 1
5857
wire [22:0] rounded_sig = shifted_acc_sig[ACC_WIDTH-2 : ACC_WIDTH-2-22] + 23'(round_up);
5958

0 commit comments

Comments
 (0)