Pinned Loading
-
Paver
Paver PublicAn FPGA project for the Terasic DE1-SOC board around a self-designed 16-bit microcontroller. Written mostly in Verilog for the Altera Quartus II IDE.
C
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.