Skip to content
This repository was archived by the owner on Jul 3, 2021. It is now read-only.

Commit 36c520a

Browse files
QiaofanxingQiaofanxing
authored
Create README.md
1 parent 012bd8c commit 36c520a

File tree

1 file changed

+4
-0
lines changed

1 file changed

+4
-0
lines changed

‎README.md

+4
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
# tinyCPU
2+
利用verilog实现一个简单的8位CPU<br />
3+
极其简陋，没有流水线，堆栈有数据覆盖问题，仅仅实现基础原理<br />
4+
以此作为2021计算机体系结构上机作业<br />

0 commit comments

Comments
 (0)