利用verilog实现一个简单的8位CPU
极其简陋,没有流水线,堆栈有数据覆盖问题,仅仅实现基础原理
以此作为2021计算机体系结构上机作业
This repository was archived by the owner on Jul 3, 2021. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
Qiaofanxing/tinyCPU
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
利用verilog实现一个简单的8位CPU
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published