Skip to content

Document ADC usage #35

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
whatnick wants to merge 1 commit into
base: master
Choose a base branch
from
Draft

Document ADC usage #35

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion adc_ad7476_if/README.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@ ADC_7476_IF - S3 Gateware
Contains the Verilog RTL source for an ADC interface design, for the
Analog Devices 7476 ADC. This design is targeted for the QuickLogic S3B
device in the 64-pin QFN package, on the QuickFeather development board.
The design interfaces to an eternal ADC, connected to the QuickFeather
The design interfaces to an external ADC, connected to the QuickFeather
board via a Pmod connector (connector J8 on the QuickFeather board).

The QuickFeather board schematic can be found here in the /doc/
Expand Down