Turning digital logic into real-world hardware. Passionate about RTL Design & Verification, Physical Design, and Embedded Systems. I enjoy designing processors, building hardware projects, and exploring computer architecture, automation, and emerging semiconductor technologies. Always learning, always building, and driven to solve engineering challenges through innovation.
-
Dr.D.Y.Patil Institute of Technology
- Pune, India
-
16:48
(UTC +05:30) - in/shubham-waingade-5400172b0
- @WaingadeSh51960
Pinned Loading
-
AXI-Memory-Verification
AXI-Memory-Verification PublicDeveloped a SystemVerilog-based verification environment for an AXI memory module featuring directed and constrained-random testcases, self-checking testbench components, and protocol compliance va…
Verilog 1
-
Floor-Cleaning-Bot
Floor-Cleaning-Bot PublicCompact autonomous cleaning robot integrating vacuum, sweeping, and liquid mopping. Features obstacle detection, efficient hardware integration, and CAD-optimized design. Built by a multidisciplina…
C 1
-
guardian_vision
guardian_vision PublicGuardian Vision is an AI-based safety monitoring system that detects falls or accidents using computer vision. The system sends instant alerts with location data, improving emergency response and d…
Python 1
-
KiCad-USB_to_UART
KiCad-USB_to_UART PublicDesigned and implemented a USB-to-UART hardware interface using KiCad. Completed schematic, PCB layout, and routing while learning serial protocols and hardware design practices essential for embed…
-
Single_Cycle_32-Bit_RISC-V_Processor
Single_Cycle_32-Bit_RISC-V_Processor PublicA 32-bit single-cycle RISC-V processor designed in Verilog HDL. The project implements the processor datapath, control unit, ALU, register file, instruction memory, and data memory. Simulated using…
Verilog 1
If the problem persists, check the GitHub status page or contact support.