Skip to content

Srabontideb/Building_CPU

Repository files navigation

Building_CPU

The Custom CPU Design Project utilizes JRE version 8u361 for Windows (64-bit) and Digital(A software application) to develop a unique CPU architecture. This CPU features a 4-bit word size and supports XOR, ADD, and ROR operations within its ALU. It is equipped with four registers and 7 units of RAM, both with a 15-word size for ISA and RAM. The architecture accommodates Register Mode, Immediate Mode, JMP (jump), and JG (jump if greater) instructions, highlighting its capability for diverse operational modes.

CPU Architechture

About

A CPU architecture with a 4-bit word size, supporting XOR, ADD, ROR operations in the ALU, four registers, and 7 units of RAM size. It features a 15-word size for both ISA and RAM, accommodating Register Mode, Immediate Mode, JMP, and JG instructions.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors