Skip to content

weak, strong and implicit SVA sequence properties are SVA operators #1067

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Apr 22, 2025

Conversation

kroening
Copy link
Member

is_SVA_operator(...) now recognizes weak, strong and implicit SVA sequence properties.

@kroening kroening marked this pull request as ready for review April 17, 2025 06:52
@kroening kroening force-pushed the sva_sequence_property branch from 555f415 to 40285c5 Compare April 18, 2025 19:47
SVA sequences can have weak or strong semantics.  1800-2017 16.12.2 Sequence
property requires that sequences in properties that are not explicitly
marked as strong or weak are interpreted as weak when used in assert
property or assume property, and strong otherwise.

The Verilog type checker now emits corresponding expressions
sva_implict_weak and sva_implicit_strong for uses of SVA sequences in
properties.
@kroening kroening force-pushed the sva_sequence_property branch from 40285c5 to 0853419 Compare April 20, 2025 15:18
is_SVA_operator(...) now recognizes weak, strong and implicit SVA sequence
properties.
@tautschnig tautschnig merged commit 27cee88 into main Apr 22, 2025
8 of 9 checks passed
@tautschnig tautschnig deleted the sva_sequence_property branch April 22, 2025 14:57
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants