SystemVerilog: sequence and property ports #1436
Draft
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
property-ports
branch
from
067ff29 to
fa78509
Compare
kroening
changed the title
kroening
force-pushed
the
property-ports
branch
3 times, most recently
from
c45ba60 to
c5bc0e6
Compare
1800-2017 F.4.1 gives a rewriting algorithm for sequence and property declarations, to be applied when the instance is known. This delays typechecking of sequence and property declarations until the declaration is instantiated.
kroening
force-pushed
the
property-ports
branch
from
c5bc0e6 to
dbfdc97
Compare
This adds SV sequence and property ports.
kroening
force-pushed
the
property-ports
branch
from
dbfdc97 to
4345466
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This adds SV sequence and property ports.