feat(lvgl_port_simd): Support for esp32s2, assembly rendering #559
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Test Results 19 files 19 suites 6m 18s ⏱️ Results for commit 3df2792. ♻️ This comment has been updated with latest results. |
peter-marcisovsky
force-pushed
the
feature/lvgl_port_simd_enable_esp32s2
branch
from
ee3dfa2 to
e3555dd
Compare
2 tasks
- renamed assembly src files to xtensa_pie, xtensa_base
- xtensa_base src files use zero-overhead loops only for esp32
- added zero length matrix check into all src files
peter-marcisovsky
force-pushed
the
feature/lvgl_port_simd_enable_esp32s2
branch
from
e3555dd to
3df2792
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This MR enables esp32s2 for assembly rendering.
esp32s2 differs from esp32 a little in terms of ISA, the most significant difference here is missing zero-overhead loops (
loopnezinstruction) on esp32s2, which is used in each assembly cycle on esp32 (esp32s3).loopnezcan be omitted for esp32s2 using branching loops (which are little less efficient than the zero-overhead loops).Changes:
.._esp32.S.._esp32s3.Sto.._xtensa_base.S.._xtensa_pie.SESP-BSP Pull Request checklist
Change description
Please describe your change here