Skip to content
View juergenRe's full-sized avatar
  • Lyss, Switzerland

Block or report juergenRe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ServoControl ServoControl Public

    VHDL Component accessible via AXI4 bus doing a simple ServoControl

    VHDL 2

  2. Arty-Z7-XADC-VHDL Arty-Z7-XADC-VHDL Public

    VHDL 1

  3. Arty-Z7-20-xadc Arty-Z7-20-xadc Public

    Forked from Digilent/Arty-Z7-20-xadc

    Tcl 1

  4. ArtyZ7-20-CDMATutorial ArtyZ7-20-CDMATutorial Public

    VHDL 1

  5. Arty-Z7-20-GPIOTest Arty-Z7-20-GPIOTest Public

    interfacing special card via AXI-GPIO and own IP. Test runs programmable via simple commands on cmd-line

    VHDL 1

  6. ArtyZ7-20-base-linux ArtyZ7-20-base-linux Public

    Base linux build with PetaLinux

    VHDL 1