Thinking
Electrical & Computer Engineering grad.
Wrangler of bits, bytes and switches. Known Vim escaper.
Pinned Loading
-
thesis-flowgen
thesis-flowgen Public(PoC) Clang/LLVM plugin and tooling of the static analysis flow for embedded software energy consumption described in my thesis
C++
-
-
picorv32-physical-design
picorv32-physical-design PublicPhysical IC design flow (Tcl) of the PicoRV32 RISC-V core for the Cadence tool suite (Genus/Innovus/Tempus). Course project.
Verilog
-
trust
trust PublicForked from ncase/trust
An interactive guide to the game theory of cooperation (Greek translation)
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.