GitHub - mnmhdanas/Serial-IN-Serial-OUT: In this shift register, we can send the bits serially from the input of left most D flip-flop. Hence, this input is also called as serial input. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we can receive the bits serially from the output of right most D flip-flop. Hence, this output is also called as serial output.

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 4 Commits
siso.v		siso.v
siso_waveform.jpg		siso_waveform.jpg
sisotb.v		sisotb.v

About

In this shift register, we can send the bits serially from the input of left most D flip-flop. Hence, this input is also called as serial input. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we can receive the bits serially from the output of right most D flip-flop. Hence, this output is also…

verilog shift-register digital-electronics siso