-
Couldn't load subscription status.
- Fork 66
uDMA SDIO doc updates #353
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: master
Are you sure you want to change the base?
Conversation
| Refer to `uDMA subsystem <https://github.com/openhwgroup/core-v-mcu/blob/master/docs/doc-src/udma_subsystem.rst>`_ for more information about the Tx and Rx channel functionality of uDMA Core. | ||
|
|
||
| - If the response is enabled, set the state to ST_RX_START. | ||
| Dual clock FIFO |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think this is a repeat of similar sub-sections of the uDM QSPI chapter. If it truly is a repeat, please remove this and replace it with a reference to the relevant section in the QSPI chapter.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
There are very subtle differences in terms of buffer depth; hence, a separate section was created. Let me know if you still need the update.
docs/doc-src/ip-blocks/udma_sdio.rst
Outdated
| `Start bit -> Data -> CRC - > End` | ||
|
|
||
| input logic clock_enable_i, | ||
| To receive response, uMDA QSPI expects `sddata_i` pin to have value 0(indicating start bit) within BLOCK_NUM clock cycles. If uDMA SDIO does not receive response from the external device within BLOCK_NUM `sdclk_o` clock cycle, it updates the Rx STATUS to STATUS_RSP_TIMEOUT and does not wait for the response. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Typo: uMDA should be uDMA.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Fixed in the latest version.
docs/doc-src/ip-blocks/udma_sdio.rst
Outdated
| receive the data and enter the data into FIFO and another module | ||
| connected to the destination and works on sending the FIFO data to | ||
| destination. | ||
| - Configure uDMA Core's PERIPH_CLK_ENABLE to enable uDMA SDIO's peripheral clock. A peripheral clock is used to calculate the baud rate in uDMA SDIO. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I believe that the baud rate depends on the frequency of the system clock and a value of a specific CSR. It would be good to document that relationship here as a simple formula.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Fixed in the latest version.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Hi @cst-aditya. I this almost ready to merge in. I have left a couple of (minor) comments.
No description provided.