Skip to content

Conversation

@emustafa96
Copy link
Contributor

Fixes #145

As discussed in the issue, the sign extension should be performed after the result has been brought to in two complement form and it has been rounded.

@emustafa96 emustafa96 changed the title 🐛 Fix sign extension after conversion and rounding 🐛 Perform sign extension after conversion and rounding Feb 18, 2025
@rgiunti
Copy link

rgiunti commented Oct 20, 2025

Hi @emustafa96, I've just checked your PR using this UVM testbench https://github.com/openhwgroup/cvfpu-uvm.git. I replicated the same operation described in the Issue #145 with your modifications and everything is fine. I also performed a regression test that involves random transactions with varying seeds and there are no problems that case either. I think it can be merged.

@MikeOpenHWGroup
Copy link
Member

Thanks @emustafa96 and @rgiunti. Much appreciated. Approving and merging.

@MikeOpenHWGroup MikeOpenHWGroup merged commit 804bd00 into openhwgroup:develop Oct 21, 2025
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Incorrect FCVT.W.D Signed Integer Conversion for Negative Double-Precision Input

3 participants