RTL optimizations for Verilator #66
Open
+5
−3
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Verilator does not include a special case for (2 ** X), making this very slow. This change increases simulation speed with Verilator by around 2 percent for the entire Cheshire SoC.
|
It looks like there is a infrastructure-related CI failure (failed to verify a package signature) that is unrelated to my changes. Could you please check this? Let me know if you think it is related to my changes. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This patch replaces some
2 ** Xconstructs by the equivalent1 << X. This is significantly faster when using Verilator, which lacks a special case optimization for powers of two and falls back to an iterative approach.This change increases simulation performance using Verilator on the Cheshire SoC (pulp-platform/cheshire#230) by roughly 2 percent.
I have also added an
ifndefso the instruction tracer can be disabled by definingCVA6_NO_TRACE.Note: This PR targets the
pulp-v1branch that is currently used by Cheshire.