Skip to content

Conversation

@jdavidberger
Copy link

I'm working on a FPGA based SOC that uses zephyr and this snippet is required to enable thread / other zephyr OS support for riscv targets

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant