Skip to content

Pull requests: riscv-software-src/riscv-isa-sim

New pull request New
52 Open 1,011 Closed
52 Open 1,011 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

feat: move cache block size initialization to constructor
#1993 opened May 15, 2025 by arrv-sc Loading…
2
AIA: Implement Smaia/Ssaia extension
#1988 opened May 13, 2025 by binno Loading…
2
exposing riscv and softfloat as libraries
#1968 opened Apr 29, 2025 by mslijepc Loading…
9
Add Svrsw60t59b extension
#1936 opened Mar 15, 2025 by ved-rivos Loading…
1
Add feature Smcdeleg
#1913 opened Feb 7, 2025 by JJ-Gaisler Loading…
5
8 bit floating point
#1910 opened Feb 6, 2025 by rbuchner-aril Loading…
2
Fix envcfg check when S-mode is not available
#1899 opened Jan 21, 2025 by mimiqdev Loading…
1
2
Adding version display option with --version
#1897 opened Jan 20, 2025 by ahmedelalfy94 Loading…
5
Smcsrind exception fixex
#1896 opened Jan 20, 2025 by JJ-Gaisler Loading…
6
Add DCSR.MPRVEN support
#1882 opened Dec 20, 2024 by fk-sc Loading…
33
Fix read value of CSR mip.
#1869 opened Dec 9, 2024 by NewPaulWalker Loading…
6
Add Shlcofideleg support
#1847 opened Oct 31, 2024 by demin-han Loading…
2
ADD: a basic BTM N-trace spec compliant trace encoder model
#1824 opened Sep 30, 2024 by iansseijelly Loading…
26
Fix vleff: reduce VL if trigger fired on a later element.
#1818 opened Sep 26, 2024 by NewPaulWalker Loading…
Fix dtc_output read when interrupted by EINTR
#1801 opened Sep 10, 2024 by MarcoBonino Loading…
3
README.md: update "Debugging With Gdb"
#1800 opened Sep 9, 2024 by hirooih Loading…
Check tcontrol.mte in trigger_t::allow_action()
#1777 opened Aug 16, 2024 by rtwfroody Loading…
15
Vector crypto additional
#1748 opened Jul 25, 2024 by nibrunieAtSi5 • Draft
medeleg: the third bit(CAUSE_BREAKPOINT) of medeleg is unwritable when Sdtrig exist.
#1742 opened Jul 23, 2024 by NewPaulWalker Loading…
6
hvip: Correct logging value of mip on writing hvip
#1741 opened Jul 23, 2024 by YenHaoChen Loading…
Update mcontrol6 to support version 1.0
#1667 opened May 14, 2024 by rtwfroody Loading…
4
AIA: Implement Smaia/Ssaia extension
#1635 opened Mar 29, 2024 by YenHaoChen Loading…
5
don't read CSR in csrrw(i) with rd=0
#1628 opened Mar 19, 2024 by ShengMingTangAndes Loading…
1
Adjust wide_counter_csr_t::written_value() to only increment if counting is enabled, Bug Fix for PR 1381
#1581 opened Jan 24, 2024 by rbuchner-aril Loading…
Provide accessibility control of xcontext CSRs through stateen0[57] CSR
#1550 opened Dec 25, 2023 by YenHaoChen Loading…
ProTip! Updated in the last three days: updated:>2025-05-13.