Skip to content
This repository was archived by the owner on Aug 17, 2022. It is now read-only.

Commit e78ce2b

Browse files
committed
disassemble rs3 argument ('r' modifiler)
1 parent 1b71bd8 commit e78ce2b

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

opcodes/riscv-dis.c

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -311,6 +311,11 @@ print_insn_args (const char *d, insn_t l, bfd_vma pc, disassemble_info *info)
311311
riscv_gpr_names[EXTRACT_OPERAND (RS2, l)]);
312312
break;
313313

314+
case 'r':
315+
print (info->stream, "%s",
316+
riscv_gpr_names[EXTRACT_OPERAND (RS3, l)]);
317+
break;
318+
314319
case 'u':
315320
print (info->stream, "0x%x",
316321
(unsigned)EXTRACT_UTYPE_IMM (l) >> RISCV_IMM_BITS);

0 commit comments

Comments
 (0)