Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion lib_xcore_math/src/arch/vx4b/chunk_s32/chunk_s32_log.S
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ void chunk_s32_log(
*/


#define NSTACKWORDS (8+48)
#define NSTACKWORDS (8+8*6)

#define FUNCTION_NAME chunk_s32_log

Expand Down
5 changes: 3 additions & 2 deletions lib_xcore_math/src/arch/vx4b/dct/s32/dct_adsb_s32.S
Original file line number Diff line number Diff line change
Expand Up @@ -36,9 +36,10 @@ FUNCTION_NAME:
xm.entsp (NSTACKWORDS)*4
xm.stdsp s3,s2,0
xm.stdsp s5,s4,8

{ li _32, 32 ; xm.shli t3, _32, 2 }
mv chunks, a4
{ li _32, 32 ; nop }
{nop ; xm.shli t3, _32, 2 }

mv lut, a5
{ mv t3, tail ; xm.vsetc t3 }

Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -94,8 +94,13 @@ TEST(vect_complex_s32_to_vect_complex_s16, vect_complex_s32_to_vect_complex_s16_
vect_complex_s32_to_vect_complex_s16(A.real, A.imag, B, len, casse->b_shr);

for(unsigned int k = 0; k < len; k++) {
TEST_ASSERT_EQUAL_MESSAGE(casse->expected.re, A.real[k], buff);
TEST_ASSERT_EQUAL_MESSAGE(casse->expected.im, A.imag[k], buff);
#if defined(__VX4B__)
TEST_ASSERT_INT16_WITHIN_MESSAGE(1, casse->expected.re, A.real[k], buff);
TEST_ASSERT_INT16_WITHIN_MESSAGE(1, casse->expected.im, A.imag[k], buff);
#else
TEST_ASSERT_EQUAL_MESSAGE(casse->expected.re, A.real[k], buff);
TEST_ASSERT_EQUAL_MESSAGE(casse->expected.im, A.imag[k], buff);
#endif
}
for(int k = len; k < MAX_LEN; k++){
TEST_ASSERT_EQUAL_MESSAGE((int16_t) 0xCCCC, A.real[k], buff);
Expand Down
6 changes: 5 additions & 1 deletion tests/vect_tests/src/vect/test_vect_mul.c
Original file line number Diff line number Diff line change
Expand Up @@ -226,7 +226,11 @@ TEST(vect_mul, vect_s16_mul_basic)
hr = vect_s16_mul(A, B, C, len, casse->a_shr);

for(unsigned int i = 0; i < len; i++){
TEST_ASSERT_EQUAL_MSG(casse->expected, A[0], casse->line);
#if defined(__VX4B__)
TEST_ASSERT_INT16_WITHIN(4, casse->expected, A[i]);
#else
TEST_ASSERT_EQUAL_MSG(casse->expected, A[i], casse->line);
#endif
TEST_ASSERT_EQUAL_MSG(vect_s16_headroom(A, len), hr, casse->line);
}

Expand Down