Skip to content
View yjyzdx's full-sized avatar

Block or report yjyzdx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. basic_verilog basic_verilog Public

    Forked from pConst/basic_verilog

    Must-have verilog systemverilog modules

    Verilog

  2. open-fpga-verilog-tutorial open-fpga-verilog-tutorial Public

    Forked from Obijuan/open-fpga-verilog-tutorial

    Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

    Verilog

  3. step_into_mips step_into_mips Public

    Forked from lvyufeng/step_into_mips

    一步一步写MIPS CPU

    Verilog

  4. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  5. VerilogBoy VerilogBoy Public

    Forked from zephray/VerilogBoy

    A Pi emulating a GameBoy sounds cheap. What about an FPGA?

    Verilog

  6. zipcpu zipcpu Public

    Forked from ZipCPU/zipcpu

    A small, light weight, RISC CPU soft core

    Verilog