Skip to content

zhan1182/CPU-Design

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

92 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

A dual-core pipeline CPU prototype with cache hierarchy written in Verilog

It has 3 saved points.

  1. Pipeline
  2. Cache (built on pipeline)
  3. Multicores (built on cache)

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published