Skip to content

Conversation

@wedeha
Copy link

@wedeha wedeha commented Aug 18, 2025

This blocks propergating value X to Kill_SI in div_sqrt_top_mvp.
Related to issue #152

@wedeha wedeha requested a review from lucabertaccini as a code owner August 18, 2025 15:36
logic hold_en;

logic Kill_SI_pulp = (flush_i === 1'b1) || (reg_ena_i[NUM_INP_REGS-1] === 1'b1); //Guarded against X
`ifndef SYNTHESIS
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I would recommend the industry-standard //synopsys translate_on and //synopsys translate_off pragmas. Virtually all commercial synthesis tools recognise these and it avoids using yet-another Verilog macro.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants