netlist-simulation-

Here are 2 public repositories matching this topic...

muhammadtalhasami / openlane

This is my openlane repository in which we perform synthesis of our design/module.

synthesis netlist klayout openlane openlane-flow muhammadtalhasami-github- openlanegithub- openlane-github- muhammad-talha-github- desgin-synthesis- netlist-simulation- floorplan- placement- rounting- cts-

Updated Mar 17, 2024
Tcl

arhamhashmi01 / openlane-verification

Star

This repository offers a compact design verification flow using OpenLANE. Scripts cover synthesis correctness, functional and power verification, DRC/LVS, timing analysis, and reliability checks. Contributions are welcome.

opensource verification synthesis gds cts netlist placement klayout floorplan openlane openlane-flow openlane-github- netlist-simulation-

Updated Mar 8, 2024
Verilog

Improve this page

Add a description, image, and links to the netlist-simulation- topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the netlist-simulation- topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly